

TOP SECRET//SI//NF




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6A




Figure 6B




FIG. 7A




Figure 8




FIG. 9A




FIG. 9B




FIG. 10A




FIG. 10B

FIG. 11




Figure 11

TOP SECRET




Figure 12




Figure 13




Figure 15





Figure 16A



BIC control registers





Figure 14



BIC status registers

Figure 16B

IX Bus Quadword




Figure 17

RAM8	RAM7	RAM6	RAM5	RAM4	RAM3	RAM2	RAM1	RAM0								
Spare RAM Bank	F r a m e	F r a m e	F r a m e	F r a m e	F r a m e	F r a m e	F r a m e	F r a m e	F r a m e	F r a m e	F r a m e	F r a m e	F r a m e	F r a m e	F r a m e	
	7	7	6	6	5	5	4	4	3	3	2	2	1	1	0	0
	H W Y 1	H W Y 0	H W Y 1	H W Y 0	H W Y 1	H W Y 0	H W Y 1	H W Y 0	H W Y 1	H W Y 0	H W Y 1	H W Y 0	H W Y 1	H W Y 0	H W Y 1	H W Y 0

Figure 18

IX Bus Quadword




Figure 19




Figure 20